{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T05:25:36Z","timestamp":1744953936253},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/tcsii.2007.914901","type":"journal-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T15:13:47Z","timestamp":1213629227000},"page":"546-550","source":"Crossref","is-referenced-by-count":34,"title":["Gated-Clock Design of Linear-Feedback Shift Registers"],"prefix":"10.1109","volume":"55","author":[{"given":"W.","family":"Aloisi","sequence":"first","affiliation":[]},{"given":"R.","family":"Mita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.7806"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013897"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/82.502318"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.718599"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.877889"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010394"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/81.847868"},{"key":"ref3","first-page":"978","article-title":"chip design of a wave-pipelined prng","author":"tomoaki","year":"2006","journal-title":"Proc IEEE Comm Inf Technol"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831480"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.839924"},{"key":"ref8","author":"david","year":"1998","journal-title":"Random Testing of Digital Circuits Theory and Application"},{"key":"ref7","author":"jain","year":"1991","journal-title":"The Art of Computer Systems Performance Analysis Techniques for Experimental Design Measurement Simulation and Modeling"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20050314"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MITP.2003.1216234"},{"key":"ref9","year":"2001","journal-title":"Security requirements for cryptographic modules"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/4545018\/04453858.pdf?arnumber=4453858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:43:38Z","timestamp":1638200618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4453858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2007.914901","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,6]]}}}