{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:03Z","timestamp":1750307163562,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039382","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"59-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Correct and non-defensive glue design using abstract models"],"prefix":"10.1145","author":[{"given":"Stavros","family":"Tripakis","sequence":"first","affiliation":[{"name":"University of California, Berkeley, CA, USA"}]},{"given":"Hugo","family":"Andrade","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Arkadeb","family":"Ghosal","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Rhishikesh","family":"Limaye","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Kaushik","family":"Ravindran","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Guoqiang","family":"Wang","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Guang","family":"Yang","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Berkeley, CA, USA"}]},{"given":"Jacob","family":"Kormerup","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Austin, TX, USA"}]},{"given":"Ian","family":"Wong","sequence":"additional","affiliation":[{"name":"National Instruments Corporation, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266036"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.32"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/547038"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.479579"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.826178"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739374"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967701.1967707"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1213675"},{"key":"e_1_3_2_1_9_1","series-title":"LNCS","volume-title":"CAV'98","author":"Henzinger T.","year":"1998","unstructured":"T. Henzinger , S. Qadeer , and S. Rajamani . You assume, we guarantee: Methodology and case studies . In CAV'98 , volume 1427 of LNCS . Springer , 1998 . T. Henzinger, S. Qadeer, and S. Rajamani. You assume, we guarantee: Methodology and case studies. In CAV'98, volume 1427 of LNCS. Springer, 1998."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/857198.857960"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140394"},{"key":"e_1_3_2_1_12_1","volume-title":"Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows","author":"IEEE Computer Society and the IEEE Standards Association Corporate Advisory Group.","year":"2009","unstructured":"IEEE Computer Society and the IEEE Standards Association Corporate Advisory Group. IEEE Standard for IP-XACT , Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows . IEEE Std 1685-- 2009 , pages C1--360, 18 2010. IEEE Computer Society and the IEEE Standards Association Corporate Advisory Group. IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows. IEEE Std 1685--2009, pages C1--360, 18 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0397-5"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/501790.501810"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0070-9"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495504"},{"key":"e_1_3_2_1_17_1","volume-title":"Switching and finite automata theory","author":"Kohavi Z.","year":"1978","unstructured":"Z. Kohavi . Switching and finite automata theory , 2 nd ed. McGraw-Hill , 1978 . Z. Kohavi. Switching and finite automata theory, 2nd ed. McGraw-Hill, 1978.","edition":"2"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2000.912726"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.347998"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/3266641.3266682"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/647766.733598"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.161279"},{"issue":"83710","key":"e_1_3_2_1_24_1","first-page":"1","article-title":"Self-Timed Scheduling Analysis for Real-Time Applications","volume":"2007","author":"Moreira O. M.","year":"2007","unstructured":"O. M. Moreira and M. J. G. Bekooij . Self-Timed Scheduling Analysis for Real-Time Applications . EURASIP Journal on Advances in Signal Processing , 2007 ( 83710 ): 1 -- 15 , April 2007 . O. M. Moreira and M. J. G. Bekooij. Self-Timed Scheduling Analysis for Real-Time Applications. EURASIP Journal on Advances in Signal Processing, 2007(83710):1--15, April 2007.","journal-title":"EURASIP Journal on Advances in Signal Processing"},{"key":"e_1_3_2_1_25_1","volume-title":"Instruments Corp. LabVIEW FPGA","author":"National","year":"2010","unstructured":"National Instruments Corp. LabVIEW FPGA 2010 . www.ni.com\/fpga. National Instruments Corp. LabVIEW FPGA 2010. www.ni.com\/fpga."},{"key":"e_1_3_2_1_26_1","unstructured":"Open Cores for FPGA and ASIC Development. www.opencores.org.  Open Cores for FPGA and ASIC Development. www.opencores.org."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774592"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75293"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FSCS.1990.89597"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.21072"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.58"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2004.01.004"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278647"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.10"},{"key":"e_1_3_2_1_35_1","volume-title":"13th Asilomar Conference on. IEEE","author":"Williamson M.","year":"1996","unstructured":"M. Williamson and E. Lee . Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. In Signals, Systems and Computers , 13th Asilomar Conference on. IEEE , 1996 . M. Williamson and E. Lee. Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. In Signals, Systems and Computers, 13th Asilomar Conference on. IEEE, 1996."},{"key":"e_1_3_2_1_36_1","volume-title":"Xilinx Core Generator","author":"Xilinx Inc.","year":"2010","unstructured":"Xilinx Inc. Xilinx Core Generator . Xilinx Inc., ISE Design Suite 12.1 edition, 2010 . Xilinx Inc. Xilinx Core Generator. Xilinx Inc., ISE Design Suite 12.1 edition, 2010."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217534"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039382","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039382"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":37,"alternative-id":["10.1145\/2039370.2039382","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039382","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}