{"id":"https://openalex.org/W2084565436","doi":"https://doi.org/10.1109/patmos.2014.6951866","title":"A unique network EDA tool to create optimized ad hoc binary to residue number system converters","display_name":"A unique network EDA tool to create optimized ad hoc binary to residue number system converters","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2084565436","doi":"https://doi.org/10.1109/patmos.2014.6951866","mag":"2084565436"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2014.6951866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017893438","display_name":"Giannis Petrousov","orcid":null},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Giannis Petrousov","raw_affiliation_strings":["Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","Dept. of Informatics and Telecommunications Engineering; University of Western Macedonia; Kozani 50100 Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]},{"raw_affiliation_string":"Dept. of Informatics and Telecommunications Engineering; University of Western Macedonia; Kozani 50100 Greece","institution_ids":["https://openalex.org/I89506807"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006781417","display_name":"Minas Dasygenis","orcid":"https://orcid.org/0000-0002-2180-9752"},"institutions":[{"id":"https://openalex.org/I89506807","display_name":"University of Western Macedonia","ror":"https://ror.org/00a5pe906","country_code":"GR","type":"education","lineage":["https://openalex.org/I89506807"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Minas Dasygenis","raw_affiliation_strings":["Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","Dept. of Informatics and Telecommunications Engineering; University of Western Macedonia; Kozani 50100 Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications Engineering, University of Western Macedonia, Kozani, Greece","institution_ids":["https://openalex.org/I89506807"]},{"raw_affiliation_string":"Dept. of Informatics and Telecommunications Engineering; University of Western Macedonia; Kozani 50100 Greece","institution_ids":["https://openalex.org/I89506807"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017893438"],"corresponding_institution_ids":["https://openalex.org/I89506807"],"apc_list":null,"apc_paid":null,"fwci":1.5778,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.88270632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"139","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/residue-number-system","display_name":"Residue number system","score":0.7776728868484497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7328598499298096},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6455937623977661},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6397613286972046},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5564412474632263},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5464732050895691},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49519434571266174},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4945964515209198},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4825012683868408},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47129690647125244},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4269673228263855},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3584910035133362},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16275784373283386},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.13881981372833252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11991620063781738},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10995757579803467},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08701515197753906}],"concepts":[{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.7776728868484497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7328598499298096},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6455937623977661},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6397613286972046},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5564412474632263},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5464732050895691},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49519434571266174},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4945964515209198},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4825012683868408},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47129690647125244},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4269673228263855},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3584910035133362},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16275784373283386},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.13881981372833252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11991620063781738},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10995757579803467},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08701515197753906},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2014.6951866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1539883310","https://openalex.org/W1562996865","https://openalex.org/W1564551543","https://openalex.org/W1965631181","https://openalex.org/W1977074614","https://openalex.org/W1979534964","https://openalex.org/W1979684619","https://openalex.org/W1981772711","https://openalex.org/W1997972115","https://openalex.org/W2016066384","https://openalex.org/W2112498342","https://openalex.org/W2113180578","https://openalex.org/W2153230647"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W1590965489","https://openalex.org/W2132930735"],"abstract_inverted_index":{"To":[0],"satisfy":[1],"the":[2,33,38,68,106,111,134],"low":[3],"time":[4],"to":[5,60,109,125,151],"market":[6],"period,":[7],"modern":[8],"digital":[9],"circuits":[10,142],"demand":[11],"a":[12,27,45,53,85,91],"rapid":[13],"prototype":[14],"design":[15,112],"exploration,":[16],"which":[17,94],"can":[18,75,95],"be":[19,96],"achieved":[20],"using":[21],"space":[22],"exploration":[23],"tools":[24],"that":[25,36,74],"given":[26,39],"set":[28],"of":[29,113],"input":[30,87],"constrains,":[31],"generate":[32,76],"HDL":[34],"definitions":[35],"implement":[37],"functionality.":[40],"Residue":[41],"number":[42,81,116],"system":[43,117],"(RNS),":[44],"non-conventional":[46],"arithmetic":[47],"system,":[48],"has":[49],"been":[50],"proposed":[51],"as":[52],"viable":[54],"alternative":[55],"for":[56,84,133],"hardware":[57],"acceleration,":[58],"due":[59],"it's":[61],"carry":[62],"free":[63],"nature.":[64],"Here,":[65],"we":[66],"present":[67],"first":[69,107],"web":[70,138],"accessible":[71],"EDA":[72],"tool":[73,104,130],"custom":[77,122],"synthesizable":[78],"forward":[79,114],"residue":[80,115],"binary-to-RNS":[82],"converters,":[83],"specific":[86],"bit":[88],"width":[89],"and":[90,119],"moduli":[92],"base,":[93],"optimally":[97],"selected":[98],"by":[99],"our":[100,137],"tool.":[101],"Our":[102,140],"novel":[103],"is":[105,131],"one":[108],"automate":[110],"converters":[118],"simultaneously":[120],"provide":[121],"test":[123],"benches":[124],"verify":[126],"their":[127],"correctness.":[128],"The":[129],"available":[132],"public,":[135],"from":[136],"server.":[139],"synthesized":[141],"on":[143],"Xilinx":[144],"Virtex":[145],"6":[146],"FPGA":[147],"XC6VLX760,":[148],"operate":[149],"up":[150],"783":[152],"Mhz.":[153]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}