{"id":"https://openalex.org/W2613430556","doi":"https://doi.org/10.23919/date.2017.7927178","title":"Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack","display_name":"Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2613430556","doi":"https://doi.org/10.23919/date.2017.7927178","mag":"2613430556"},"language":"en","primary_location":{"id":"doi:10.23919/date.2017.7927178","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002054291","display_name":"Miguel Angel Aguilar","orcid":"https://orcid.org/0000-0002-7291-1407"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Miguel Angel Aguilar","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Leupers","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerd Ascheid","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011453386","display_name":"Nikolaos Kavvadias","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nikolaos Kavvadias","raw_affiliation_strings":["Silexica Software Solutions GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Silexica Software Solutions GmbH, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016896567","display_name":"Liam Fitzpatrick","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liam Fitzpatrick","raw_affiliation_strings":["Silexica Software Solutions GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Silexica Software Solutions GmbH, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002054291"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05000576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1237","last_page":"1240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7858611941337585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.782314121723175},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.735548734664917},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.7210489511489868},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5642583966255188},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.44411855936050415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40207430720329285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39703190326690674},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.19274672865867615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18349897861480713},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.15786194801330566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7858611941337585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.782314121723175},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.735548734664917},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.7210489511489868},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5642583966255188},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.44411855936050415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40207430720329285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39703190326690674},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.19274672865867615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18349897861480713},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.15786194801330566},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2017.7927178","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2017.7927178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:711802","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/711802","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Piscataway, NJ : IEEE 1237-1240 (2017). doi:10.23919/DATE.2017.7927178","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W57462620","https://openalex.org/W161813961","https://openalex.org/W644978336","https://openalex.org/W1507832814","https://openalex.org/W1545099940","https://openalex.org/W1876714082","https://openalex.org/W2080592089","https://openalex.org/W2130566259","https://openalex.org/W2166536280","https://openalex.org/W2219168540","https://openalex.org/W2396961086","https://openalex.org/W2477538338"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W3147861111","https://openalex.org/W2144835250","https://openalex.org/W2077635501","https://openalex.org/W2037437823","https://openalex.org/W2110200491","https://openalex.org/W2396961086","https://openalex.org/W1998193903","https://openalex.org/W2372108779","https://openalex.org/W2052992886"],"abstract_inverted_index":{"MPSoC":[0],"programming":[1,44],"is":[2,27,39,68,76,90,98,172],"still":[3],"a":[4,18,23,32,43,54,70,78,121],"challenging":[5],"task,":[6],"where":[7,86,168],"several":[8],"aspects":[9],"have":[10],"to":[11,16,48,100,158],"be":[12],"taken":[13],"into":[14],"account":[15],"achieve":[17],"profitable":[19],"parallel":[20,129],"execution.":[21],"Selecting":[22],"proper":[24],"scheduling":[25,51,62,88,96,170],"policy":[26,52,63,89,171],"an":[28,40,139],"aspect":[29],"that":[30,46,144],"has":[31],"major":[33],"impact":[34],"on":[35,53,138],"the":[36,50,60,65,87,95,101,108,113,128,145,160,164,169],"performance.":[37,115],"OpenMP":[38,149,166],"example":[41],"of":[42,81,107],"paradigm":[45],"allows":[47],"specify":[49],"per":[55],"loop":[56],"basis.":[57],"However,":[58],"choosing":[59],"best":[61,114],"and":[64],"corresponding":[66],"parameters":[67],"not":[69,91,111,173],"trivial":[71],"task.":[72],"In":[73,116],"fact,":[74],"there":[75],"already":[77],"large":[79],"amount":[80],"software":[82],"parallelized":[83,134],"with":[84,135,152],"OpenMP,":[85],"explicitly":[92],"specified.":[93,174],"Then,":[94],"decision":[97],"left":[99],"default":[102],"runtime,":[103],"which":[104],"in":[105,132],"most":[106],"cases":[109],"does":[110],"yield":[112],"this":[117],"paper,":[118],"we":[119],"present":[120],"schedule-aware":[122],"optimization":[123],"approach":[124,154],"enabled":[125],"by":[126,148,156,163],"exploiting":[127],"slack":[130],"existing":[131],"loops":[133,150],"OpenMP.":[136],"Results":[137],"embedded":[140],"multicore":[141],"device,":[142],"show":[143],"performance":[146,161],"achieved":[147,162],"optimized":[151],"our":[153],"outperform":[155],"up":[157],"93%,":[159],"original":[165],"loops,":[167]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}