"Power optimization for clock network with clock gate cloning and flip-flop ..."

Shih-Chuan Lo, Chih-Cheng Hsu, Mark Po-Hung Lin (2014)

> Home

Details and statistics

DOI: 10.1145/2560519.2560520

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/LoHL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LoHL14
Shih-Chuan Lo, Chih-Cheng Hsu, Mark Po-Hung Lin:
Power optimization for clock network with clock gate cloning and flip-flop merging. ISPD 2014: 77-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.