"Clock-Aware FPGA Placement Contest."

Stephen Yang et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3036669.3038241

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/YangMRKDDTA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/YangMRKDDTA17
Stephen Yang, Chandra Mulpuri, Sainath Reddy, Meghraj Kalase, Srinivasan Dasasathyan, Mehrdad E. Dehkordi, Marvin Tom, Rajat Aggarwal:
Clock-Aware FPGA Placement Contest. ISPD 2017: 159-164

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.