"A 10-GS/s 6-bit 0.014 mm2 Switched-Capacitor DAC with ..."

Yigi Kwon et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3624058

access: closed

type: Journal Article

metadata version: 2026-01-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/KwonKSKYC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/KwonKSKYC25
Yigi Kwon, Dooyeoun Kim, Jungsuk Shim, Jihyun Kim, Jeong-Hyu Yang, Youngcheol Chae:
A 10-GS/s 6-bit 0.014 mm² Switched-Capacitor DAC with Clock-Free DAC Core in 28-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 72(12): 1937-1941 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.