Multiple boundary scan-paths for minimizing circuit-board test-application time.

Sat, 01 Jan 1994 00:00:00 +0100

Theodoros Antonakopoulos , Nick Kanopoulos:
Multiple boundary scan-paths for minimizing circuit-board test-application time. Microprocess. Microprogramming 40(6): 377-386 (1994)