0% found this document useful (0 votes)
388 views9 pages

Digital Electronics Final Exam 2015

This document contains a final exam for a digital electronics course taken during the 2014/2015 second semester. The exam contains 7 questions worth a total of 50 points. Question topics include drawing TTL and CMOS gates, explaining a 4-bit R/2R DAC, implementing logic equations in a PLD, analyzing waveforms for a Schmitt RC oscillator circuit, designing a monostable multivibrator using NAND gates, drawing a PROM cell, and discussing the operation of 5-bit successive approximation and 3-bit flash ADCs. The exam was administered on May 30th, 2015 and is signed by the instructor Dr. M. Mazen Al Mahairi.

Uploaded by

mhd kdaimati
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
388 views9 pages

Digital Electronics Final Exam 2015

This document contains a final exam for a digital electronics course taken during the 2014/2015 second semester. The exam contains 7 questions worth a total of 50 points. Question topics include drawing TTL and CMOS gates, explaining a 4-bit R/2R DAC, implementing logic equations in a PLD, analyzing waveforms for a Schmitt RC oscillator circuit, designing a monostable multivibrator using NAND gates, drawing a PROM cell, and discussing the operation of 5-bit successive approximation and 3-bit flash ADCs. The exam was administered on May 30th, 2015 and is signed by the instructor Dr. M. Mazen Al Mahairi.

Uploaded by

mhd kdaimati
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd

College of Engineering & Technology ‫كلية الهندسة والتكنولوجيا‬

Department:
Exam: Final Date:30/5/2015 Semester: 2st Year: 2014/2015
Com . Eng.

Instructor Dr. M. Mazen


Course No.: 301322 Course Name Digital Electronics
Al Mahairi
Number of Pages: 9
Student No.: Student Name:

Examiner Reviser
Question No. Points Marks
Name Signature Name Signature
1 10

2 7

3 5
Dr. M.
4 8 Mazen
Al-Mahairi
5 7

6 5

7 8

Total 50

1
Question 1 :( 10 points)
Draw the following:
 3-Input TTL OR Gate
 4-Input CMOS AND Gate

2
Question 2 :( 7 points)
Explain how 4-bit R/2R DAC works. Determine the equations of resolution and
full scale output.

3
Question 3 :( 5 points).
Implement the following logical equations by using PLD:

O1= ABC + ABC + ABC


O2 = ABC + ABC
O3 = ABC
O4 = 1
O5 = 0

4
Question4 :( 8 points)
a) Sketch and label the waveforms for the Schmitt RC oscillator, given the
following specifications:
VOH = 4.5V, VOL = 0.1V, VT+ = 2.75V, VT- = 1.67V

b) Draw the circuit and calculate the duty cycle and frequency if R= 10K and
C = 0.022 µF

5
Question 5 :( 7 points)
a) Design a monostable multivibrator using two NAND gates.
b) Sketch and label the waveforms of output voltage and point D voltage.

6
Question 6 :( 5 points)
Draw PROM cell.

7
Question 7 :( 8 points)
a) Discuss the operation of 5-bit successive-approximation ADC works.

8
b) Discuss the operation of 3-bit flash converter with resolution of 1V. Assume that
10V precision supply voltage is available.

Common questions

Powered by AI

The Schmitt RC oscillator operates by charging and discharging a capacitor through a resistor, controlled by the switching thresholds (VT+ and VT-) of the Schmitt trigger. The oscillator toggles between high and low outputs at these thresholds, thereby generating a square wave. The duty cycle is influenced by input voltage VOH and VOL, and resistance values, calculated as (time above threshold)/(total period). Frequency depends on the RC time constant and the hysteresis width, calculated from F = 1 / (RC*ln((VOH-VT+)/(VT--VOL))) for a precise waveform control, where larger RC values decrease frequency .

The 4-bit R/2R DAC functions using a resistor ladder network, which provides binary weighted currents for digital-to-analog conversion. Each bit from the digital input controls a switch between a reference voltage and ground. The binary weighted sum of these currents sets the output voltage. Resolution can be determined as the smallest change in analog output for a change in the least significant bit (LSB) and is calculated as V_ref / (2^n - 1), where n is the number of bits. The full-scale output is when all bits are set to 1, calculated as V_ref × (2^n - 1) / 2^n, assuming a reference voltage V_ref .

A 5-bit successive-approximation ADC operates by using a binary search algorithm to convert an analog signal to a digital output efficiently. It starts with a digital-to-analog converter (DAC) guessing mid-range value, comparing it to the input using a comparator, and adjusting the DAC's output iteratively until the closest match is found. This method is efficient because it only requires n steps for n-bit conversion, achieving rapid conversions without needing to sample every possible state, making it well-suited for high-speed applications .

A 3-bit flash converter uses 2^n-1 comparators to directly compare input voltage against reference voltages, linedarly spaced using resistors connected to a precision supply voltage. Each comparator outputs high or low based on the input level, with a priority encoder converting these signals into a digital output. This method provides the fastest conversion with resolution equal to the reference voltage divided by the number of levels (V_ref/2^n). For a 10V supply, resolution would be 1.25V per bit, allowing rapid conversion of an analog input .

Drawing a PROM cell is essential because it visually represents the programmable connections that define stored data in read-only memory. Basic structure includes a grid of rows and columns where fuses at intersections can be selectively removed or left intact, creating a binary pattern representative of stored data. Understanding this arrangement reveals how data is stored at manufacturing and becomes non-modifiable, emphasizing PROM's importance in applications requiring permanent data storage .

To design a monostable multivibrator using NAND gates, configure the gates in a feedback loop such that only one stable state (the 'monostable' state) is maintained when no external trigger is applied. Upon receiving a trigger, the circuit temporarily switches to a metastable state, producing a single output pulse. The output voltage waveform involves an initial state determined by setup, followed by a temporary high pulse at the trigger before returning to stable low state. Peaks and troughs correspond to trigger input and positive feedback maintaining pulse length determined by R-C components .

To implement the given logical expressions using a PLD, encode each expression into a programmable array, mapping logic functions to the gates of the device. O1 = ABC + ABC + ABC can be implemented by connecting the inputs through OR gates, O2 = ABC + ABC via a combination of AND-OR array structures, and O3 = ABC directly through an AND gate. For O4 = 1, set an output to high logic state, and O5 = 0 would be constantly low. These mappings need to match the hardware connections on the PLD for creating a functioning circuit .

You might also like