MUMBAI UNIVERSITY
STUDENTS ASSOCIATION
MUSA(MUMBAI UNIVERSITY STUDENTS ASSoCIATION)
QUESTION BANK OF COMPUTER ORGANIZATION &ARCHITECTURE
s.E SEM-Il| SCHEME: NEP SCHEME FOR WINTER SESSION 2025
BRANCH: COMPS/AIMLAIDS/1OT/cs/Ds
a.1) Explain Flynn's classification in detail.
Q.2) Explain various pipeline hazards with exarple.
Q.3) List and explain various characteristics of memory.
Q4)Explain different addressing modes of 8086 with examples,
a.5) Discuss various cache memory mapping techniques with diagram and statethe advantages
and disadvantages of it.
Q6) Explain the instruction cyce with the help of a neat state diagram.
Q6) With a neat diagram, explain the six stage instruction pipeline
a7) Explain Hardwired control unit. List and explain various methods to design hardwired control
unit.
Q.8) What is bus arbitration? Describe various Bus arbitration methods.
Q9) Explain the architecture of 8O86 with neat diagram
Q.10) Explain design of control unit [Link] microprogrammed and hardwired approach.
Q.11) Describe DMA and explain its various data transfer techniques.
Q.12) Describe in detail Von-Neuman model with aneat block diagram.
a.13) Explain the IEEE 754 standards for representation of floating point numbers
Q14) Explain Register organization of processor.
[Link]) Explain the concept of Cache coherence and techniques to resolve it.
Q16) Describe Interleaved andAssociative memory. (Note: This question may ask in difference
between form also).
Q17) Draw and explain microinstruction sequencing and execution organization.
Q.18) Explain buses in /0 organization and explain different types of Buses.
Q19) Explain virtual memory in detail. Describe paging and segmentation with neat
diagrams.
Q 20) List and explain different types of ROM with their
characteristics.
Q21) Explain the concept of an /0 Interface. Describe the functions of i/0 modules with a
block diagram. neat
a.22) Drawand explain the instruction formats of 8086 with
suitable examples.
e024 MUSA. Alrights reserved. This material is the exclusive
property of MUSA. Unauihorized reproduction, disribute
is strictl prohibited
a.19)DIfferentiate between the following:
i) Hardwired control unit and Microprogrammed control unit
ii) SRAM and DRAM
ii)RISC arnd CISC
explanation part also).
iv) Realmode, protected mode and virtual mode (Prepare for
v) Programmed /0, Interrupt-driven /0
Q.20) Write a short note on:
techniques.
i) Mitigation of hazards with branch prediction and data farwarding
ii) Amdahl's laws
ii) Logic gates
iv) Draw and explain memory hierarchy.
Numerical
multiplication and perform the
Q.1) Draw the flowcharts of booths algorithmfor signed integer
multiplication between the numbers using booths algorithm:
i) 6 and 2OR 6 and 2
ii) 6 and 2
ii) 5and 2 OR-5 and -3
iv) 3 and -2
v) (10)10 with (8)a
and perform. (Number
Q2) Draw the flowchart for Restoring and Non restoriog division algorithm
willbe given to you)
number to IEEE 754 Standard of Single and Double precision format.
Q.3) Convert the following
Q4) Conversion of- Binary, octal, decimal, hexadecimal.
Q.s) Performthe binary numbers using 1's and 2's complement
*****ALL THE BEST****
