Electronic Devices & Circuits

(EL 1004)
LABORATORY MANUAL
Fall 2025

LAB 11
Common Collector & Common Emitter
Amplifier
Engr. Aqib Noor

________________________________________ __________ ___

STUDENT NAME ROLL NO SEC

______________________________________
INSTRUCTORS'S SIGNATURE & DATE

MARKS AWARDED: /30

________________________________________________________________
NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES (FAST-NUCES), KARACHI
 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

PART A: Common Collector Amplifier

OBJECTIVES
• Understand the function of a Common Collector Amplifier
• To measure the voltage gain of a CC amplifier
• To draw the frequency response of the CC amplifier
COMPONENTS
• Transistor BC 507
• Regulated Power supply (0-30v)
• Resistors 33KΩ,3.3KΩ,330Ω,1.5KΩ, 1KΩ, 2.2KΩ, 4.7KΩ
• Digital Multi Meter
• Capacitors 10µF
• Function Generator
• Oscilloscope
• Bread board
• Connecting wire
THEORY
Amplification is the process of increasing the strength of signal. An Amplifier is a device that provides
amplification (increase in current, voltage simply power of signal) without appreciably altering the original
signal. A Bipolar Transistor is frequently used as an amplifier. A bipolar transistor is a current amplifier,
having three terminals Emitter, Base, Collector. A small current into base controls a large current flow from
the collector to emitter. The large current flow is independent of voltage across the transistor from collector
to emitter. This makes it possible to obtain a large amplification of voltage by taking the output voltage
from a resistor in series with the collector.

Transistor can be used as an Amplifier in three configurations:

1. Common Base
2. Common Emitter
3. Common Collector
Common Collector Configuration:
In this arrangement, input current is base current and output current is emitter current.
Current relations in CC configurations
IE = IC + IB
IE = γ* IB + IB
γ = (IE / IB)-1
γ ≈ IE / IB
Where,
IB = Base current (input current)
IC = Collector current
IE = Emitter current (output current)
ICEO = current through collector to emitter when base is open.

National University of Computer & Emerging Sciences, Karachi Page 1 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

γ = current amplification in CC configuration

In common-collector amplifier the input is given at the base and the output is taken at the emitter. In this
amplifier, there is no phase inversion between input and output. The input impedance of the CC amplifier
is very high and output impedance is low. The voltage gain is less than unity. Here the collector is at ac
ground and the capacitors used must have a negligible reactance at the frequency of operation. This
amplifier is used for impedance matching and as a buffer-amplifier. This circuit is also known as emitter
follower.
Operation of Common Collector amplifier:
In order to get faithful amplification, the transistor is properly DC biased. The purpose of DC biasing is to
obtain a certain DC Emitter current (IC) at a certain DC Emitter voltage (VEC). These values of current
and voltage are called operating point (Quiescent point). To obtain DC operating point some biasing
methods are used called biasing circuits. These biasing arrangements should be such as to operate the
transistor in Active region. The Most commonly used Biasing circuits is voltage divider method. In this
method two resistances R1 and R2 are connected across the supply voltage VCC and provide proper biasing.
A voltage divider formed by R1 and R2, and the voltage drop across R2 forward biased the base emitter
junction this causes the base current and hence collector current flows in zero signal condition. Resistance
RE provides stabilization.

V2 = VCC * R2 / (R1 + R2)

V2 = VBE + VE
V2 = VBE + IER
IE = (V2 - VBE) / RE
IE is approx. equal to IC. (IE ≈ IC)
IC = (V2 - VBE) / RE
VCE = VCC - IC (RC + RE)

National University of Computer & Emerging Sciences, Karachi Page 2 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

Coupling Capacitors (C1 &C3): They are used to pass AC input signal and block the DC voltage from the
preceding circuit. This prevents DC in the circuitry on the left of coupling capacitor from affecting the bias
on transistor. The coupling capacitor also blocks the bias of transistor from reaching the input signal source.
It is also called blocking capacitor.
When the output is taken from emitter terminal of transistor this network is referred as Emitter Follower or
common collector amplifier. In this amplifier output voltage is always less than the input signal, and output
voltage is in phase with the input voltage. The fact that output voltage follows the magnitude of input
voltage with an in-phase relationship accounts for the terminology "Emitter Follower".

When positive half cycle of the signal is applied then,

1. Forward biased is increased, since VBE is positive w.r.t. collector i.e. ground.
2. Base current is increased,
3. Emitter current is increased,
4. Drop across Re is increased,
5. Hence, output voltage is increased; consequently, positive half-cycle of the output is obtained. I.e. input
and output are in phase with each other.

National University of Computer & Emerging Sciences, Karachi Page 3 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

STEPS
1. Connections are made as per the circuit diagram.
2. For calculating the voltage gain the input voltage of 20mV peak-to-peak and 1KHz frequency.
[Link] voltage gain calculated by using the expression,
Av=V0 /Vi
4. Now increase the input voltage step by step and note output voltage and calculate gain.
5. Also Calculate voltage gain in dB:
Av=20log 10(V0/Vi)
6. Now, apply 60mv peak-to-peak change load resistance with the help of variable resistor and calculate
gain.
OBSERVATIONS
Input voltage Output Voltage Vo Av=Vo/Vin Av=20log 10(V0/Vi)
Vin (mV) (volts)
0
10
50
100
Table 1.1
Input voltage = 60mv peak-to-peak
Load Resistance (ohm) Output Voltage Vo(volts) Av=Vo/Vin
0
10
50
100
300
500
1k
Table 1.2
RESULT: Gain of common collector Amplifier is ___________.

National University of Computer & Emerging Sciences, Karachi Page 4 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

PART B: COMMON EMITTER AMPLIFIER

OBJECTIVES
• To find Gain of Common Emitter Darlington Pair Amplifier.
• To Plot the frequency response of a Darlington amplifier. Calculate gain.
• Calculate bandwidth.
COMPONENTS
• Transistor BC547
• Regulated Power supply (0-30v)
• Resistors 22 KΩ, 2.2 KΩ,1 KΩ, 82 KΩ, 390 KΩ, 20 KΩ, 3.6 KΩ, 1.2 KΩ, 220 Ω
• Capacitors 10µF
• Function Generator
• Oscilloscope (CRO)
• Connecting Wires
• Bread Board
THEORY
Common Emitter Amplifier:
The practical circuit of CE amplifier is shown in the figure. It consists of different circuit
components. The functions of these components are as follows:
1. Biasing Circuit: The resistances R1, R2 and RE form the voltage divider biasing circuit for the
CE amplifier. It sets the proper operating point for the CE amplifier.
2. Input capacitor C1: This capacitor couples the signal to the transistor. It blocks any DC
component present in the signal and passes only ac signal for amplification. Because of this,
biasing conditions are maintained constant.
3. Emitter Bypass Capacitor CE: An emitter bypass capacitor CE is connected in parallel with
the emitter resistance, RE to provide a low reactance path to the amplified AC signal. If it is not
inserted, the amplified AC signal passing through RE will cause a Voltage drop across it. This will
reduce the output voltage, reducing the gain of the amplifier.
4. Output Coupling Capacitor C2: The coupling capacitor C2 couples the output of the amplifier
to the load or to the next stage of the amplifier. It blocks DC and passes only AC part of the
amplified signal.

National University of Computer & Emerging Sciences, Karachi Page 5 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

OPERATION
When positive half of the signal is applied, the voltage between base and emitter (VBE) is increased
because it is already positive with respect to ground. So forward bias is increased i.e., the base
current is increased. Due to transistor action, the collector current IC is increased β times. When
this current flows through RC the drop IC * RC increases considerably. Because of this, the voltage
between collector and emitter (VCE) decreases. In this way, amplified voltage appears across RC.
Therefore the positive going input signal appears as a negative going output signal i.e., there is a
phase shift of 180° between the input and output.
Darlington Pair Amplifier:
A Darlington pair is two transistors that act as a single transistor but with a much higher current
gain. This mean that a tiny amount of current from a sensor, micro-controller or similar can be
used to drive a larger load.
The Darlington Pair can be made from two transistors as shown in the diagram or Darlington Pair
transistors are available where the two transistors are contained within the same package. An
example circuit is shown below:

In Darlington, pair two transistors are connected in such a way that the second one amplifies the
current amplified by the first transistor further. This configuration gives a much higher
common/emitter current gain than each transistor taken separately and, in the case of integrated
devices, can take less space than two individual transistors because they can use a shared collector.
Why use a Darlington Pair?
In some applications, the amount of input current available to switch on a transistor is very low.
This may mean that a single transistor may not be able to pass sufficient current required by the
load.
As we know that output current depends on input current and gain, so to increase output current
we have to increase current gain of transistor if input current is fixed.
Darlington Pair acts as one transistor but with a current gain that equals:
Total current gain (hFE total) = current gain of transistor 1 (hFE t1) x current gain of transistor 2
(hFE t2)

National University of Computer & Emerging Sciences, Karachi Page 6 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

So for example if you had two transistors with a current gain (hFE) = 100:
(hFE total) = 100 x 100
(hFE total) = 10,000
You can see that this gives a vastly increased current gain when compared to a single transistor.
Therefore, this will allow a very low input current to switch a much bigger load current.
Base Activation Voltage:
Normally to turn on a transistor the base input voltage of the transistor will need to be greater than
0.7V. As two transistors are used in a Darlington Pair, this value is doubled. Therefore the base
voltage will need to be greater than 0.7V x 2 = 1.4V.
It is also worth noting that the voltage drop across collector and emitter pins of the Darlington Pair
when the turn on will be around 0.9V Therefore if the supply voltage is 5V (as above) the voltage
across the load will be will be around 4.1V (5V – 0.9V)
While the Darlington pair offers many advantages they also have limitations. Accordingly, when
considering its use, it is necessary to weigh up both sides of the equation.

ADVANTAGES: DISADVANTAGES:
• Very high current gain • Slow switching speed
• Very high input impedance for • Limited bandwidth
overall circuit • Introduces a phase shift that can give rise to
• Darlington pairs are widely problems at certain frequencies in circuit
available in a single package or using negative feedback
they can be made from two • Higher overall base-emitter voltage = 2 x
separate transistors Vbe.
• Convenient and easy circuit • High saturation voltage (typically around
configuration to use 0.7 V) which can lead to high levels of
power dissipation in some applications

The Darlington pair transistor circuit configuration can be very useful in electronics circuit design.
Although it has speed limitations, the circuit is nevertheless very useful in many areas where high
levels of current gain are required.

CIRCUIT DIAGRAM

National University of Computer & Emerging Sciences, Karachi Page 7 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

STEPS
1. Connect the circuit diagram as shown in figure. Set the DC voltage at 12V and input signal
amplitude (sine wave) 10mV, 1 KHz in the function generator.
2. Feed the sine wave signal to the input of the amplifier and observe an amplified voltage at the
output without distortion. {Input at CH-1 & output at CH-2}
3. Now, increase voltage from 10mV to 200mV (in steps described in following table2.1) and
note output voltage and calculate gain and describe your observations.
4. By keeping input signal voltage, constant 50mV, change input signal frequency from 10Hz to
1MHz (in steps described in table 2.2). Note down the output Vo peak-to-peak amplitude of
signal for different frequencies in tabular column.
5. Now plot graph between input voltage frequency and Gain and also calculate the Bandwidth
from the [Link] = F2-F1

Input Voltage Output Voltage Av=Vo/Vi Gain in

Vi(mV) Vo(mV) db=20log10(Av0)
10
30
50
80
100
200
Table 2.1
Input voltage 50mV peak
Input Voltage Output Voltage Av=Vo/Vi Gain in
frequency Hz Vo(mV) db=20log10(Av0)
10
100
200
500
1K
2K
5K
10K
20K
30K
50K
70K
100K
500K
Table 2.2
RESULT
Voltage gain of common emitter Darlington pair Amplifier is ___________.
Output is ___________ degree out of phase with Input.
Bandwidth of Amplifier is ________Hz.

National University of Computer & Emerging Sciences, Karachi Page 8 of 10

 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

Lab Report
(It is recommended to write Lab Report in bullet Form)
Introduction
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
Objective
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
Task
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
Observation
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
National University of Computer & Emerging Sciences, Karachi Page 9 of 10
 [Common Collector & Common Emitter Amplifier] [Fall 2025- EDC Lab] LAB: 11

______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
Applications
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________

National University of Computer & Emerging Sciences, Karachi Page 10 of

10
 Annex U

Assessment Rubrics for Lab

Student Name(s): Roll # Section
Method: Lab reports and instructor observation during Lab sessions
Outcome Assessed:
a. An ability to perform experiments under supervision to acquire the required data and results using
appropriate techniques and resources (P3/PLO 5).
b. An ability to work effectively as an individual or in a team. (A5/PLO 9).
c. Apply the knowledge of subject in the lab environment. (C3/PLO 4).
d. Design a solution for a complex engineering activity and open-ended lab with appropriate
considerations for public health and safety, cultural, societal, and environmental factors. (P4/PLO3)

Performance Does not meet expectation Meets expectation Exceeds expectation Applicable Marks
(0-1) (2-3) (4-5) /Not
Applicable
(NA)
1. Realization of Incapable of selecting Needs guidance to select relevant Selects relevant equipment to the
Experiment [c] relevant equipment to equipment to the experiment and experiment, develops setup
conduct the experiment,
to develop equipment connection diagrams of equipment
equipment connection or
wiring diagrams. or wiring diagrams. connections or wiring.
2. Individual or Distracts or discourages Cooperates with other group Actively engages and cooperates
Teamwork [b] other group members from members in a reasonable manner, with other group members in an
conducting the experiment, or as an individual, perform the effective manner, or actively
or look discouraged or experiment in a manner guided. perform an experiment in an
distracted as an individual. organized and professional
manner as an individual.
3. Conducting Unable to calibrate Calibrates equipment, examines Does proper calibration of
Experiment [a] appropriate equipment, and equipment moving parts, and equipment, carefully examines
equipment operation is operates the equipment with equipment moving parts, and
substantially wrong. minor error. ensures smooth operation and
process.
4. Laboratory Safety Disregards safety rules and Observes safety rules and Respectfully and carefully
Rules [a] procedures. procedures with minor deviation. observes safety rules and
procedures
5. Data Collection Does not know how to plan Plans data collection to achieve Plans data collection to achieve
[a] data collection to achieve experimental objectives, and experimental objectives, and
experimental goals; data collects complete data with minor conducts an orderlyand a
collected is incomplete and error. complete data collection.
contain errors.
6. Data Analysis [c] Unable to conduct simple Conducts simple computations Accurately conducts simple
statistical analysis on and statistical analysis using computations and statistical
collected data; noattempt to collected data with minor error; analysis using collected data;
correlate experimental reasonably correlates correlates experimental results to
results with known experimental results to known known theoreticalvalues;
theoretical values; incapable theoretical values; attempts to accounts for measurement errors
of explaining measurement account for measurement errors and parameters that affect
errors or parameters that and parameters that affect experimental results.
affect the experimental experimental results.
results.
7. Design of Unable to design the Able to design and partially Able to design and implement the
Experiment [d] complete solution of open- implement the complete solution complete solution of open-ended
ended problem with safety, of open-ended problem with problem with safety, health and
health and environment safety, health and environment environment related
related considerations. related considerations. considerations.
Total
Lab Engineer/Faculty
Name: __________________
Signature: ____________
Date: ____________________

U-1