"Low latency parallel implementation of traditionally-called stochastic ..."

Zhiheng Wang, Soheil Mohajer, Kia Bazargan (2018)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2018.8297346

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-09

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/0002MB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/0002MB18
Zhiheng Wang, Soheil Mohajer, Kia Bazargan:
Low latency parallel implementation of traditionally-called stochastic circuits using deterministic shuffling networks. ASP-DAC 2018: 337-342

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.