Skip to content
View fully7's full-sized avatar

Block or report fully7

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. oc-i2c oc-i2c Public

    Forked from trondd/oc-i2c

    I2C controller core from Opencores.org

    Verilog

  2. spi spi Public

    Forked from xfguo/spi

    SPI Master Core clone from OpenCores

    Verilog

  3. rtc rtc Public

    Forked from freecores/rtc

    No description

    Verilog

  4. cmsdk_ahb_busmatrix cmsdk_ahb_busmatrix Public

    Forked from panicmarvin/cmsdk_ahb_busmatrix

    practice configure AHB-Lite bus protocol

    Verilog

  5. wujian100_open wujian100_open Public

    Forked from XUANTIE-RV/wujian100_open

    IC design and development should be faster,simpler and more reliable

    Verilog

  6. hdl-benchmarks hdl-benchmarks Public

    Forked from ispras/hdl-benchmarks

    Collection of digital hardware modules & projects (benchmarks)

    Verilog